ISSCC 2016 Reports Program (2016/2/17)

Session Chair	Time			Title	Speaker(Affiliation)
	9:30	9:35		Opening	Takeshi Yamamura
					(Fujitsu Laboratories)
	9:35 1	10:00		Review of ISSCC 2016	Atsuki Inoue
					(Fujitsu Laboratories)
	10:00 1	10:25		A 197mW 70ms-Latency Full-HD 12-Channel Video-	Seiji Mochizuki
			4.4	Processing SoC for Car Information Systems	(Renesas System Design)
	10:25 1	10:50		A 16nm FinFET Heterogeneous Nona-Core SoC Complying	Chikafumi Takahashi
Professor			4.5	with ISO26262 ASIL-B: Achieving 10^-7 Random Hardware	(Renesas System Design)
lizuka	40.50.4		4.5	Failures per Hour Reliability 4Mb STT-MRAM-Based Cache with Memory-Access-Aware	LP at 12 Nt a set 2
(Univ. of Tokyo)	10:50 1	11:15		Power Optimization and Write-Verify-Write / Read-Modify-	Hiroki Noguchi
			7.2	Write Scheme	(Toshiba)
	11:15 1	12:05	1.2	(Invited) 5G Technologies and Development in 2020 and	Takehiro Nakamura
	11.13	12.03		Beyond	(NTT Docomo)
	40.05.4	10.00			(NTT DOCOMO)
	12:05 1			Lunch	
	13:30 1	13:45		A 1280x720 Single-Photon-Detecting Image Sensor with	Mitsuyoshi Mori
				100dB Dynamic Range Using a Sensitivity-Boosting	Manabu Usuda
	10 15 1		6.6	Technique	(Panasonic)
	13:45 1	14:00	c 7	A 1.2e- Temporal Noise 3D-Stacked CMOS Image Sensor	Kei Shiraishi
	4400 4	44.05	6.7	with Comparator-Based Multiple-Sampling PGA CMOS Biosensor IC Focusing on Dielectric Relaxations of	(Toshiba)
Professor	14:00 1	14:25	20.2		Takeshi Mitsunaka
Ikeda	14.05 4	14.50	28.3	Biological Water with 120GHz and 60GHz Oscillator Arrays A 768Gb 3b/cell 3D-Floating-Gate NAND Flash Memory	(Sharp) Tomoharu Tanaka
(Univ. of Tokyo)	14:25 1	14:50	7.7	A 768GD 3D/Ceii 3D-Floating-Gate NAND Flash Memory	(Micron)
	14:50 1	15:15	1.1	A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-	Akihide Sai
	14.50	10.10		Based Period- Detection-Free TDC	Satoshi Kondo
			19.7	Based I chod Beledion I lee IBO	(Toshiba)
	15:15 1	15:40		A 56Gb/s NRZ-Electrical 247mW/lane Serial-Link	Takayuki Shibasaki
			3.5	Transceiver in 28nm CMOS	(Fujitsu Laboratories)
	15:40 1	16:15		Break	
	16:15 1			A 56Gb/s W-Band CMOS Wireless Transceiver	Korkut Tokgoz
	10.15	10.40		A DOGD/S W-DATIC CIVIOS WITETESS TRANSCEIVET	Kenichi Okada
			13.3		(Tokyo Institute of Tech.)
	16:40 1	16:55	10.0	A 42Gb/s 60GHz CMOS Transceiver for IEEE 802.11ay	Rui Wu
	. 0.40	. 5.55		7. 1200/0 000112 ONIOO Transcontor for 1222 002.11dy	Kenichi Okada
Professor			13.6		(Tokyo Institute of Tech.)
lto	16:55 1	17:20		A 300GHz 40nm CMOS Transmitter with 32-QAM	Kosuke Katayama
(Tokyo Institute				17.5Gb/s/ch Capability over 6 Channels	(Hiroshima Univ.)
of Tech.)	17:20 1	17:45		A 5.5mW ADPLL-Based Receiver with Hybrid-Loop	Hidenori Okuni
	L		26.1	Interference Rejection for BLE Application in 65nm CMOS	(Toshiba)
	17:45 1	18:00		A 0.7V 1.5-to-2.3mW GNSS Receiver with 2.5-to-3.8dB NF	KenYamamoto
				in 28nm FD-SOI	Yuya Kondo
			26.5		(Sony)
	18:00 1	18:10		Closing	Hideto Hidaka
					(Renesas Electronics)
	•	1			

Tokyo Institute of Technology Oookayama Campus West Building 9 2nd Floor





